Abstract-A new characterization method is proposed to study the relationship between the hot-carrier-induced interface state I V~~ ( X ) and the device drain current degradation of submicron LDD n-MOSFET's. In this method, by making use of the conventional charge pumping measurement in combination with the power-law dependence of interface damages on stress time, the spatial distribution ATlt (x) and the effective damaged length &am can be easily extracted. The time evolution of the interface state generation and its correlation with the device degradation can then be well explained. It is worthwhile to note that this newly-developed method requires no repetitive charge pumping measurements, and hence avoids he likely imposition of re-stress on tested devices. By combining the characterized L d a m and quantitatively, the results show that the damage at T' GS z T/bs/2 is most highly localized among various stress biases, which can explain why the generated interface states will dominate the device drain current degradation at this bias after long-term operating conditions.
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Jcp,max I D S Ldam NOMENCLATURE Proportional constant in the power-law model. Lateral surface electric field at the position where the amount of induced interface states is AN,t,lp (V/cm). Lateral surface electric field distribution (Vkm). Maximum lateral surface electric field (Vkm). Frequency of the applied gate pulse (Hz). Charge pumping current (A).
The maximum charge pumping current after stress (A). Drain current (A).
Effective damaged length of the induced interface state in terms of FWHM (cm). Time-dependent power-law factor.
Magnitude of electronic charge (C). Stress time (sec). Local flatband voltage distribution (V).
High level of applied gate pulse string in charge pumping measurement (V). Base level of applied gate pulse string in charge pumping measurement (V).
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VDS
Applied drain-source bias (V).
V G S
Applied gate bias (V).
VT(Z)
W Effective channel width (cm).
A, , Ah
Reverse bias applied to source and drain electrodes in charge pumping measurement (V).
Local threshold voltage distribution (V).
Mean-free path for electron (hole) (A).
d l t , h Critical energy that an electron (hole) must have to create interface states (ev). AIcp,max Increase in the maximum charge pumping current after the stress (A). AN,t.lp Half of the maximum interface state density I. INTRODUCTION NE of the key reliability issues imposed by the continued shrinking of MOSFET dimensions is the hot-carrierinduced oxide damages which result in the device degradations such as the threshold voltage shift, transconductance reduction, drain current degradation, etc. These damages are due to the generation of both trapped charges Qox in the oxide and interface states (PIlt) at the Si-Si02 interface [l]-131. Moreover, since the probabilities for the injection and creation depend sharply upon the hot-carrier energy, provided by the high accelerating electric field to overcome the critical barrier, the majority of the oxide traps and interface states are highly localized near the drain junction. This highly localized character of the hot-carrier injection and the resultant damage present a considerable challenge to both experimental and modeling efforts.
One widely used experimental method for quantitatively characterizing oxide damages in MOSFET's is the so-called charge-pumping (CP) technique [4] , [5] , which can be employed to investigate the interface properties in MOS devices. In particular, this technique is capable of providing the information of interface traps generated during the injection and the charges that have been trapped in the gate dielectric, even for the case of localized injection.
In spite of its excellent characterizing capability, the charge pumping technique has not yet been satisfactorily combined with an efficient method to quantitatively establish the relationship between the characterized oxide damages and the aforementioned device degradation effect. In the past, most of the studies are concentrated on the individual study of Nit characterization [2] - [4] and its correlation with the degradations [5] qualitatively. Only a few [6] are focused on the correlation between Nit, damaged region, Ldam and drain current degradation.
In this paper, we will develop a new characterization method to extract the spatial distribution of interface states using charge pumping measurement and the time-dependent power law relationship. Unlike other existing methods by adjusting the reversed drain bias V,,,, this method can directly profile the highly localized interface states as well as the effective time-dependent damaged length. For demonstration, this paper begins with the implementing details of this technique, along with some illustrative results. Next, this newly-developed method is applied to LDD n-MOSFET's stressed at different biases so as to further investigate the device drain current degradation under long-term operating conditions.
DEVICE FABRICATION AND CHARGE-PUMPING MEASUREMENT
The LDD n-MOSFET's used in this work were fabricated using a poly-Si gate twin-well CMOS process. The tested samples were 0.72-pm mask gate length (metallurgical junction was 0.044-pm offset from gate edge), 20-pm channel width LDD transistors, 140-i% oxide thickness, and 0.15-pm conventional vapor-deposited sidewall oxide spacer. The channel was implanted with boron and followed by a diffusion process to adjust the channel to a surface concentration N A = 1.5 x l O I 7 ~m -~. After the conventional gate etching process, implantation with phosphorus dosage of 2 x 1013 cm-' and energy 80 keV was performed in n-regions. Then, source and drain were arsenic-implanted with a junction depth of 0.22 pm. The required sourceldrain and channel doping profiles for device simulations were generated using process simulator-SUPREM IV [7] . They were calibrated against SRP or SIMS data. In this work, we use PISCES IIB device simulator to simulate the majority-carrier distribution to define the effective channel length [8] that contributes to the measured charge-pumping currents.
The basic setup for charge pumping measurement is shown schematically in Fig. 1 . We use a fixed base level CP measurement, i.e., the gate of an LDD n-MOS device under test is connected to a pulse generator (HP8110A), and the source/drain are grounded, while the substrate current is measured. Note that the drain and source biases are held constant at zero to avoid the stress on devices during the measurement.
A series of 1-MHz square pulse strings with rising/falling gradient of 25 n s N are used in our CP measurements. By fixing the base level V,l at -3 V, we vary high level voltage V& to measure CP currents for fresh and stressed LDD n-MOSFET's. Fig. 2 shows the measured I,, versus V,, curves with both source and drain grounded before and after various periods of channel-hot-carrier stress at VDS =7 V and VGS =6 V for the tested sample. The dashed curve is the measured charge pumping current for a fresh device while the other solid curves are those for the device after different time stress. We can see that the CP currents rise abruptly when the applied high level gate voltages are larger than the local threshold voltage VT(IC) [4] , [9] -[ll], as shown in Fig. 1 . With the increasing stress time, more interface states are generated and so are the CP currents. From this set of experimental data, we may further find a way to investigate the oxide damages associated with this hot-carrier-induced stress as described below.
A NEW METHOD TO DETERMINE THE INTERFACE STATE AND THE DAMAGED REGION
Although the charge pumping technique can be served as a good tool for characterizing the amount of interface states, it still has to be equipped with an appropriate method to enhance the characterizing capability. For this reason, here we will propose a new method to characterize the interface state distribution by combining the power-law model and the charge pumping measurement data. A general power-law formula for describing the time-dependent interface damages can be with very thin gate oxides, the hot-carrier-induced interface state generation occurs in a relatively narrow zone (i.e., highly localized) and the peak is found to be well correlated with the location, where the lateral electric field reaches its maximum value. With this in mind and for simplicity, this highly localized interface trap ANi, (x) can be approximated by a rectangular distribution as shown in Fig. 3 . Also, the approximate ANi, profile has the nonzero value only in the effective damaged region. In the above equation, f is the applied gate pulse frequency in CP measurement. The Next, we can rearrange (3) to solve Eli2 which yields
The lateral surface electric field under the stress condition was simulated with a 2-D device simulator PISCES IIB [15] . To make sure that the simulation results are more convincing, the calibration procedure should be performed beforehand. Thus, the positions can be easily located from the simulated lateral surface electric field. As a consequence, the effective damaged length Ldam of the ANlt profile can be obtained by calculating the distance between the two E l l z locations as illustrated in Fig. 3 .
I v . RESULTS AND DISCUSSIONS
In Fig. 4 , we show the increase (denoted by AIcp,max) of a sequence of the maxima in I,, (from Fig. 2 ) with stress time (in diamonds), which are plotted as a function of the stress time in log-log scale. They can be regarded as the changes of the induced interface states for the stressed and fresh devices. Initially, Alcp,max increases largely with the increasing stress time and then gradually saturates. According to the powerlaw model, the power-law factor n(t) can he extracted from the slope of the log(Alcp,max) versus log(t) curve by (1) as shown also in Fig. 4 with solid circles. It can he seen that n decreases largely with the increasing stress time, and then approaches to a saturated value, which is approximately 0.32 in this case. It has been reported that under the stress condition of the maximum substrate current bias (VGS E V&/2), the value of n is stress-bias dependent and is about 0.5, as in In order to further investigate the degradation in LDD n-MOSFET's, we also applied this method to tested devices under three different stress bias conditions (including VGS = 1, 3, 5 V, and VDS = 7 V). From Figs. 7 and 8, on one hand, we can see that the effective damaged length (most of which is located in the spacer region) is the shortest at VDS = 7 V and Vis = 3 V (or VGS E v&/2) among all the bias conditions, and initially Ldam at VDS = 7 V and VGS = 5 V is the largest. However, it turns out that Ldam at VDS = 7 V and VGS = 1 V is the largest in the long run. On the other hand, the smaller the gate voltage bias, the closer to drain side the damaged region. Although, at first the amount of interface states at VDs = 7 V and VGS = 3 V is not the largest, due to the shortest Ldam it in turn leads to the rapid increase of interface states with stress time (shown in Figs. 9 and 10) and so enhances the degradation of drain current after a long time stress (shown in Fig. 11) . In other words, for the devices stressed at the maximum substrate current (V& z V~s/2), the oxide damage can be mainly attributed to interface trap generation through carriers [3] . For the comparison of growth rates in damaged length and magnitude of interface trap, Fig. 12 shows the fitting parameters in Ldam and AN,, with a power form at different bias conditions. It reveals that with increasing stress time, the quantity of AN;, at stress bias of VGS = 3 V is the largest finally. However, from the beginning of the stress (Fig. 9) , the quantity of ANi, is not the largest. It means that in judging the current degradation in n-MOS devices, the criteria shouid consider both the combined effects of AN,, and oxide damaged region length Ldam. Based on the lateral surface electric field distributions and the time evolution of between the generated interface states with the stress time and the device drain current degradation can then be well described.
In this new method, by combining the power law as a function of stress time and the charge pumping measurement data, we can directly calculate the time-dependent effective damaged length and the spatial distribution of interface states with a rectangular approximation. To further investigate the device drain current degradation in terms of Ldam and AN,,, the damages of devices at different stress biases are analyzed in detail. It shows that for the devices stressed at the maximum substrate current (VGS M VDs/2), the effective damaged length is the shortest. Moreover, device drain current degradation at this bias is the largest after a long period of stress since the generated interface state is most highly localized by comparing with the other stress biases.
Owing to its simplicity, the developed method is expected to be useful for investigating the structure dependence of the hot carrier reliability in the drain engineering of submicron or deep-submicron VLSVULSI design. Moreover, this method can be used as a good and precise monitor of the hot carrier reliability in the state-of-the-art VLSIAJLSI device design. 
